

REMARKS

In the Office Action dated May 28, 2004, claims 19, 21-33 and 36-38 are pending, claims 37 and 38 are allowed, and claims 19, 21-33 and 36 are rejected. The rejection is made final.

Objection is made to the specification for lack of section headings. A Substitute Specification is enclosed wherein section headings are provided. Also, in the Substitute Specification, references to claims are replaced with the language of the original claims. No new matter is added. A comparison of the Substitute Specification with the original specification also is provided.

Claims 19, 21-33 and 36 are rejected under 35 U.S.C. §103(a) over Meyer, et al. (GB 2,139,128) in view of Yukutake et al (US 5,523,713).

The Examiner states that Fig. 6 shows that "the switch 56 is controlled by the select signal SEL (multiplexer circuit further comprising a control circuit for controlling the bypass channel)." Applicant agrees that Meyer switch 56 is controlled by the select signal SEL.

The Examiner further states that "Meyer discloses in Fig. 6 that the select signal controls the switch as a function of the input voltage (wherein said control circuit controls said bypass circuit dependent upon a voltage in the input channel)." Applicant strongly disagrees.

There is no teaching or suggestion in Meyer for a multiplexer circuit wherein said control circuit controls said bypass circuit dependent upon a **voltage in the input channel**.

As can be seen in Fig. 6 of Meyer, switch 56 is controlled solely by the control signal SEL. The Meyer control signal SEL has no influence from the INPUT channel. Thus, it cannot be said that Meyer teaches or suggests that the control circuit controls said bypass circuit dependent upon a **voltage in the input channel**.

The Examiner disagrees and concludes (cf. page 8 of the Office Action) that the control signal SEL not only enables (switches on, makes conductive, activates) switch 56, but that it is reacted or controlled by voltages (due to spikes or injection current) of the input channel.

Specifically, the Examiner notes that Meyer states (page 8, lines 20-25):

Current injected into the substrate via the first transmission gate 52 and due to spikes on the input of the transmission cell 50 is pulled to the ground reference voltage via switch 56 such that the voltage at node Z is kept substantially within the range of the supply voltage (between $-V_{be}$ and $V_{cc} + V_{be}$) and the bipolar coupling effects across the second transmission gate are reduced.

Therefore, the Examiner concludes that "switch 56 is really reacted to the input voltage of the transmission cell (spikes and injection current) and whereby the SEL signal only enabled the switch, in other words, the SEL signal only indicates the state of the switch but not controlling how the switch reacts."

Applicant strongly disagrees. It is not understood what the examiner means by "state of the switch" vs. "how the switch reacts." The state of the switch is either "ON" or "OFF". How the switch reacts is that the SEL control signal turns it "ON" or "OFF". The Examiner's

statement appears to be a distinction without a difference.

If Fig. 6 of Meyer and, for example, Fig. 3 of the present application are compared, it is clear that both circuits are totally different.

Meyer does not describe how the SEL signal voltage is provided. However, there is no suggestion that it depends upon the voltage of the input channel. In Meyer, the signal SEL is applied to the gate of FET 56. Depending on the voltage state of this signal, FET 56 is switched on (activated, enabled, made conductive), or it is switched off (deactivated, disabled, made non-conductive), as described on page 8 lines 12-25. This operation generally is referred to as controlling a transistor or switch.

A voltage on the input channel (in Fig. 6 on node Z) does not change the state of the transistor or switch. It merely causes a current to flow through switch 56. The amount of the current depends on the value of the voltage and of the resistance of the switch (high in the off-state, low in the on-state). This process, however, cannot be referred to as “control” of the switch. It is the same process as a current flowing through a resistor if a voltage is applied. Controlling the resistor would mean changing the resistance value by any means (e.g. a potentiometer knob), not applying a voltage to it.

In the present invention, a control circuit (e.g. NOR-gate 100 in Fig. 3) applies a voltage to the gate of FET 80 which in this case acts as a bypass circuit. The voltage applied to the gate

of FET 80 depends on the voltage on node IN_0 , i.e. on a voltage in the input channel. The state of the bypass circuit (FET 80), i.e. whether it is switched on or off (what is referred to by the Examiner as “enabled”), therefore depends on a voltage on an input node (IN_0) in the input channel (cf. e.g., page 9, 1st and 2nd paragraph of the present specification). Alternatively, as shown in Fig. 4, the state of the bypass circuit (FET 160) may be set by a control circuit (FETs 120, 130) dependent on a voltage on a node between the two transmission gates (node 70) also lying in the input channel.

This means that the control circuit (NOR-gate 100; FETs 120, 130) controls (switches on/off, enables / disables, activates / deactivates) the bypass circuit (FET 80; 160) dependent on a voltage in the input channel (node IN_0 ; 70).


Yukutake *fails* to make up for the deficiencies of Meyer. Yukutake also *fails* to teach or suggest a multiplexer circuit wherein said control circuit controls said bypass circuit dependent upon **a voltage in the input channel**.

Further, it is not seen how the teachings of Yukutake and Meyer would have been combined by one of ordinary skill in the art. Yukutake Fig. 12 does not show the output of one transmission gate applied to the input of a second transmission gate. If one of ordinary skill in the art would have included the switch of Meyer in the mutiplexer circuit of Yukutake, it is not seen how the presently claimed multiplexer circuit would result.

Thus, it is not seen how the present invention would have been obvious to one of ordinary skill in the art in view of any combination of Meyer and Yukutake.

An early favorable action by the Examiner is requested. If the Examiner believes that a telephone conversation with Applicants' attorney would expedite prosecution of this application, the Examiner is cordially invited to call the undersigned attorney of record.

Date: June 30, 2004

Respectfully submitted,

By: _____
George W. Neuner
Registration No. 26,964

EDWARDS & ANGELL, LLP
P.O. Box 55874
Boston, MA 02205
(617) 439-4444

Customer No. 21874



Attorney docket No. 70301.49887

RECEIVED

JUL 08 2004

Technology Center 2600

Substitute Specification

Title Of The Invention

MULTIPLEXER CIRCUIT AND ANALOGUE-TO-DIGITAL CONVERTER

Background Of The Invention

Field of the invention

The invention relates to a multiplexer circuit according to the preamble of claim 1 and to an analogue-to-digital converter (ADC) comprising such a multiplexer circuit.

Description of the related art

In monolithic IC's transmission gates can be used for multiplexer circuits. They are suitable to select one of several analogue input channels to connect the selected channel, for example, to an ADC circuit on chip. Multiplexer circuits built with transmission gates implemented in monolithic IC's with MOS (metal oxide semiconductor) type circuits are known from CMOS Digital Integrated Circuits, Analysis and Design, S.M. Kang, Y. Leblebici, McGRAW-HILL INTERNATIONAL EDITIONS, ISBN 0-07-038046-5, page 274 and from Principles of CMOS VLSI Design, A System Perspective, second edition ADDISON WESLEY, N.H.E., Weste, K. Eshraghian, ISBN 0-201-53376-6, pages 17, 304.

An example of a conventional multiplexer circuit 1 comprising transmission gates is shown in Fig. 5. The multiplexer circuit 1 comprises at least two input channels IN_0 , IN_1 which are connected with a common output channel 2. Of course, a plurality of input channels IN_0 , IN_1 , IN_2 ,... IN_i may be provided in the multiplexer circuit. For selecting one of said analogue input

channels IN_0 , IN_1 the multiplexer circuit comprises transmission gates FT_0 , FT_1 between the input channel IN_0 , IN_1 and the output channel 2, respectively. The multiplexer can select one of the two input channels IN_0 , IN_1 by select signals $SELECT_0$, $SELECT_0$, $SELECT_1$, $SELECT_1$ generated by a decoder circuit 10. The decoder circuit generates a select signal $SELECT_0$, $SELECT_1$ and an inverted select signal $SELECT_0$, $SELECT_1$ for each input channel IN_0 , IN_1 , respectively, which are applied to the corresponding transmission gates FT_0 , FT_1 . The decoder circuit is a n to 2^n decoder ($i = 2^n$), which ensures that only one of the select signals $SELECT_0$ to $SELECT_i$ becomes true while the others are false, i.e. only one channel is open while the others are closed. In the example according to Fig. 4 the channel IN_1 is selected i.e. the transmission gate FT_1 is open, whereas the channel IN_0 is not selected and the transmission gate FT_0 is closed. Analog voltages U_1 , U_2 are applied to the input channels IN_0 , IN_1 , respectively. The voltage at the output channel 2 is indicated as U_{out} . The transmission gates FT_0 , FT_1 are known CMOS transmission gates comprising p channel and n channel transistors having threshold voltages V_{THp} and V_{THn} , respectively. The multiplexer circuit is operated with a power supply voltage V_{cc} and V_{ss} is the ground potential 0V.

The operation of the multiplexer circuit is as follows. In a normal operation condition the following input voltage conditions are applied:

$$U_1 = [V_{ss}; V_{cc}]$$

$$U_2 = [V_{ss}; V_{cc}].$$

That means the level of the input voltages U_1, U_2 is between the power supply voltage level V_{cc} and V_{ss} .

Under these conditions the transmission gates FT_0 and FT_1 operate as ideal switches. Since the transmission gate FT_0 is closed, the voltage U_{out} is equal to U_2 :

$$U_{out} = U_2 .$$

No current will flow in the multiplexer circuit, i.e. the current in the channels IN_0 and IN_1 is 0, respectively:

$$I_{in1} = 0$$

$$I_{out} = 0 .$$

In case of an over or an under voltage applied to an input channel which is not selected i.e. which is not active a current will flow through the active channel. This is the under/over voltage operation condition. The following input voltage conditions are considered as under and over voltage conditions:

Under voltage:

$$-V_{THn} + V_{ss} \leq U_1 \leq V_{ss} .$$

Over voltage:

$$V_{cc} \leq U_1 \leq V_{cc} + |V_{THp}| ,$$

The voltage U_2 is:

$$U_2 = [V_{ss}; V_{cc}] .$$

Under these conditions the transmission gate FT_0 in channel IN_0 does not work as an ideal switch any more. Due to "weak inversion" and the pn-diode structures of the CMOS transistors a current flows between IN_0 and IN_1 .

$$|I_{in}| \geq 0$$

$$|I_{out}| \geq 0$$

I_{out} creates a voltage drop at the resistance of the transmission gate FT_1 in channel IN_1 and the output resistance of the source of U_2 . Therefore, U_{out} is not equal to the input voltage U_2 any more. Depending on the desired accuracy of the analogue signal this will be a problem.

In particular for multiplexer circuits used in ADC's a noise at the injection source leads to worse accuracy, which makes the conversion results unusable (e.g. in case of an 8-bit ADC the absolute accuracy becomes 10-11 LSB instead of ± 2 LSB). External over/undervoltage protection circuits are required in order to be able to use such ADC's.

It is an object of the invention to provide a multiplexer circuit and an analogue-to-digital converter having an improved accuracy with respect to the output of an analogue input signal.

Summary Of The Invention

The present invention provides a multiplexer circuit comprising at least two input channels (IN_0 , IN_1) and an output channel (2), each input channel (IN_0 , IN_1) comprising a first transmission gate (FT_0 , FT_1) which can be switched on by a select signal ($SELECT_0$, $SELECT_1$) for connecting the input channel (IN_0 , IN_1) to the output channel (2), at least one of the input channels (IN_0 , IN_1) comprising a by-pass circuit (20, 21; 50, 51; 60, 61; 80, 81; 90, 91; 160, 161; 170, 171) for preventing a current flowing through the first

transmission gate (FT₀, FT₁) from reaching the other input channel, and a second transmission gate (ST₀, ST₁), characterized in that a control circuit is provided for controlling said bypass circuit.

Various embodiments of the present invention include one or more of the following:

- a) a control circuit controls said bypass circuit dependent upon a voltage in the input channel (IN₀; IN₁);
- b) a control circuit comprises a sense circuit (120, 130; 121, 131; 140, 150; 141, 151; 100, 110; 101, 111) to control said bypass circuit (80, 90; 81, 91; 160, 161; 170, 171) by sensing a voltage in the input channel (IN₀; IN₁);
- c) each input channel (IN₀, IN₁) comprises a bypass circuit (20, 21; 50, 51; 60, 61; 80, 81; 90, 91; 160, 161; 170, 171) and a second transmission gate (ST₀, ST₁).
- d) a bypass circuit (20, 21; 50, 51; 60, 61) is switched on for an input channel (IN₀) which is not selected and is switched off for a selected input channel (IN₁);
- e) a bypass circuit comprises a pull-down circuit (20, 21; 50, 51; 80, 81; 160, 161) reducing an input voltage for the second transmission gate (ST₀, ST₁);
- f) a bypass circuit (20, 21) is controlled by said select signal (SELECT₀, SELECT₁);
- g) a bypass circuit (20, 21; 50, 51) is an NMOS transistor the gate of which is controlled by said select signal (SELECT₀, SELECT₁), the drain of which is connected with an output of said first transmission gate (FT₀, FT₁) and the source of which is connected with ground potential (V_{ss});

h) a bypass circuit comprises a pull-up circuit (60, 61; 90, 91; 170, 171) increasing an input voltage for said second transmission gate (ST₀, ST₁);

i) a pull-up circuit (60, 61; 90, 91; 170, 171) is a PMOS transistor the drain of which is connected with an output of said first transmission gate (FT₀, FT₁) and the source of which is connected with a power supply voltage level (V_{cc});

j) a control circuit controls said bypass circuit by means of said select signal (SELECT₀, SELECT₀; SELECT₁, SELECT₁) and an input voltage (U₁, U₂) applied to said input channel (IN₀, IN₁);

k) a control circuit controls said pull-up circuit (60, 61) and said pull-down circuit (50, 51) by means of said select signal (SELECT₀, SELECT₀; SELECT₁, SELECT₁) and an input voltage (U₁, U₂) applied to said input channel (IN₀, IN₁);

l) a control circuit comprises a NAND gate (110, 111) the output of which is connected with the gate of said PMOS transistor (90, 91) and a NOR gate (100, 101) the output of which is connected with the gate of said NMOS transistor (80, 81);

m) a NAND gate receives the input voltage and the inverted select signal (SELECT₀, SELECT₁) and said NOR gate receives the input voltage and the select signal (SELECT₀, SELECT₁);

n) a sense circuit (120, 130; 121, 131; 140, 150; 141 151) is formed so as to sense a voltage in the input channel (IN₀, IN₁) at the input of said first transmission gate (FT₀, FT₁) or between said first transmission gate (FT₀, FT₁) and said second transmission gate (ST₀, ST₁);

o) a pull-down bypass circuit is formed of a NMOS transistor (160; 161) the drain of which is connected with an output (70, 71) of said first transmission gate (FT₀, FT₁) and the source of which is connected with the ground level (V_{ss}) and wherein said sense circuit is formed of a PMOS transistor (130; 131) and an

NMOS transistor (120; 121) in series the source of the NMOS transistor (120; 121) being connected to ground level (V_{ss}) and the source of PMOS transistor (130; 131) being connected to an output (70, 71) of said first transmission gate (FT_0 , FT_1) and wherein the drains of said PMOS transistor (130; 131) and said NMOS transistor (120; 121) are connected To each other and to the gate of the NMOS bypass transistor (160; 161); and

p) a pull up bypass circuit is formed of a PMOS transistor (170; 171) the drain of which is connected with an output (70; 71) of said first transmission gate (FT_0 , FT_1) and the source of which is connected with power supply voltage level (V_{cc}) and wherein said sense circuit is formed of a PMOS transistor (150; 151) and an NMOS transistor (140; 141) in series the source of the PMOS transistor (150; 151) being connected to power supply voltage level (V_{cc}) and the source of the NMOS transistor (140; 141) being connected to an output (70; 71) of said first transmission gate (FT_0 , FT_1) and wherein the drains of the PMOS transistor (150; 151) and the NMOS transistor (140; 141) are connected to each other and to the gate of the PMOS bypass transistor (170, 171).

~~The object is solved by a multiplexer circuit according to claim 1 and by an analogue-to-digital converter according to claim 12. Further developments of the invention are described in the dependent claims.~~

The invention also provides an analogue-to-digital converter comprising a multiplexer circuit as set forth herein.

Embodiments of the invention will be explained with reference to the accompanying drawings.

Brief Description Of The Drawings

Fig. 1 shows a multiplexer circuit according to a first embodiment of the invention.

Fig. 2 shows a multiplexer circuit according to a second embodiment of the invention.

Fig. 3 shows a multiplexer circuit according to the second embodiment of the invention more in detail.

Fig. 4 shows a multiplexer circuit according to a further embodiment of the multiplexer circuit of Fig. 2.

Fig. 5 shows an example of a conventional multiplexer circuit.

Detailed Description Of The Invention

A first embodiment of the multiplexer circuit according to the invention is shown in Fig. 1. Parts which are the same as in the conventional multiplexer circuit according to Fig. 4 are designated with the same reference signs and the description thereof will not be repeated.

The multiplexer circuit according to this embodiment comprises a first transmission gate FT_0 , FT_1 , for each channel respectively, and a second transmission gate ST_0 , ST_1 for each channel. The output of the first transmission gate FT_0 , FT_1 in each channel is connected with the input of the second transmission gates ST_0 , ST_1 , respectively. The output of the second transmission gate ST_0 and ST_1 is connected with the output channel 2. The second transmission gate ST_0 , ST_1 are controlled by the same select signals $SELECT_0$, $SELECT_0$ and $SELECT_1$, $SELECT_1$ as the first transmission gates FT_0 , FT_1 .

A bypass circuit in form of an NMOS transistor 20, 21 is provided for each analogue input channel IN_0 , IN_1 . Each NMOS transistor 20, 21 is connected with its drain to a node 30 31. Each node 30, 31 is connected with the output of the first transmission gate FT_0 , FT_1 and the input of the second transmission gate ST_0 , ST_1 , respectively. The source of each NMOS transistor 20, 21 is connected with the ground potential level V_{ss} . The gate of each NMOS transistor receives the inverted select signal $SELECT_0$, $SELECT_1$, respectively, which is generated by the channel decoder 10. In this embodiment the NMOS transistors are controlled by the same select signal as the PMOS transistor of the transmission gates.

In the example according to Fig. 1 the channel IN_1 is selected and the first transmission gate FT_1 and the second transmission gate ST_1 are both open. Since the NMOS transistor 21 receives the inverted select signal $SELECT_1$ on its gate, the NMOS transistor 21 is switched off for the selected channel IN_1 . The channel IN_0 is not selected and therefore, the first transmission gate FT_0 and the second transmission gate ST_0 are both closed. Since the NMOS transistor 20 receives the inverted select signal $SELECT_0$ on its gate, the NMOS transistor 20 is switched on for the not selected channel IN_0 .

In operation the select signals are applied to the transmission gates such that the input channel IN_1 is selected by opening the first transmission gate FT_1 and the second transmission gate ST_1 by the select signal $SELECT_1$ ($SELECT_1 = 1$). The other input channel IN_0 is not selected by closing the first transmission

gate FT_0 and the second transmission gate ST_0 by applying the select signal $SELECT_0$ ($SELECT_0 = 0$).

In case the voltage U_1 applied to the first input channel IN_0 has an over voltage i.e.

$$V_{cc} \leq U_1 \leq V_{cc} + |V_{THp}|,$$

a current I_{in1} flows through the first transmission gate FT_0 to node 30. Since the NMOS transistor 20 is switched on by the select signal $SELECT_0$, the current I_{in1} is bypassed through the NMOS transistor 20 to ground. The potential at node 30 is (due to being pulled down by NMOS transistor 20) in the range of $[0, V_{cc}]$. Therefore, the transmission gate ST_0 operates as an ideal switch, i.e. closes perfectly. Therefore, the selected input channel IN_1 is not influenced by the over voltage on the first input channel IN_0 . The output voltage U_{out} is equal to U_2 .

Without changing the circuit in Fig. 1 the NMOS transistor 20 pulls an undervoltage $-V_{TH,N} < U_1 < 0$ at the input to a potential in the range of $[-V_{TH,N}, 0]$ at node 30. This is enough to switch the transmission gate ST_1 off and to avoid influence to the analogue input. Hence, the NMOS transistor is a measure against under voltage. However, the bypass behaviour of the NMOS transistor for over voltage condition is better than for under voltage condition.

Fig. 2 shows an embodiment of a multiplexer circuit in order to bypass the current for over or under voltage conditions. In the embodiment according to Fig. 2 parts which are equal to parts of the embodiment according to Fig. 1 are described with the same reference signs. The multiplexer circuit according to Fig. 2 comprises a pull-down bypass circuit 50, 51 in each channel IN_0 ,

IN₁ and in addition a pull-up bypass circuit 60, 61. The pull-down bypass circuit 50, 51 is connected between a node 70, 71 and V_{ss} level and the pull-up bypass circuit 60, 61 is connected between the node 70, 71 and V_{cc} level, respectively.

The multiplexer circuit according to Fig. 2 also comprises two operation conditions: In the normal operation condition the following input voltage conditions are applied:

$$\begin{aligned}U_1 &= [V_{ss}; V_{cc}] \\U_2 &= [V_{ss}; V_{cc}].\end{aligned}$$

Under these conditions the transmission gates operate as ideal switches. The voltage U_{out} is equal to U₂. No current will flow:

$$\begin{aligned}I_{in1} &= 0 \\I_{out} &= 0.\end{aligned}$$

In an under/over voltage operation condition the following input voltage conditions are considered as under and over voltage conditions:

Under voltage:

$$-V_{THn} + V_{ss} \leq U_1 \leq V_{ss}$$

Over voltage:

$$\begin{aligned}V_{cc} \leq U_1 \leq V_{cc} + |V_{THp}| \\(V_{THn}, V_{THp} \text{ are threshold voltages of p- and n} \\ \text{channel transistors})\end{aligned}$$

The voltage U_2 is:

$$U_2 = [V_{ss}; V_{cc}].$$

Under these conditions the first transmission gate FT_0 in channel IN_0 does not work as an ideal switch. The current is bypassed to V_{ss} level or V_{cc} level by using the bypass circuit 50 or 60. The second transmission gate ST_0 is implemented in order not to change the U_{out} voltage. In case of an over/under voltage condition the bypass circuit 50 reduces the input voltage for the second transmission gate ST_0 , so that no over voltage condition occurs at the second transmission gate ST_0 and the bypass circuit 60 increases the input voltage for the second transmission gate, so that no under voltage condition occurs at the second transmission gate ST_0 . Therefore, the second transmission gate will work again as an ideal switch. As a result no current flows between IN_0 and IN_1 and the voltage U_{out} is equal to the input voltage U_2 , i.e.

$$|I_{in1}| \geq 0$$

$$|I_{in2}| = 0$$

$$|I_{out}| = 0$$

$$U_{out} = U_2.$$

An additional circuit senses either the voltage in front of FT_0 or between FT_0 and ST_0 and switches on either the bypass circuit to V_{cc} in case of under voltage or the bypass circuit to V_{ss} in case of over voltage. This is necessary to avoid a shortcut between V_{cc} and V_{ss} via the two bypass circuits. The combination

of the bypass circuit and the sense circuit forms a bypass and sense circuit.

In a further development the bypass and sense circuit contains elements to control the potential between FT_0 and ST_0 .

Fig. 3 shows a specific embodiment of the multiplexer circuit according to Fig. 2. For each channel the pull-down bypass circuit 50 is realized with an NMOS transistor 80, 81 and the pull-up bypass circuit is realized with a PMOS transistor 90, 91, respectively. The NMOS transistor will be used as over voltage protection and the PMOS transistor will be used as under voltage protection on channels that are not selected.

A control circuit for the bypass circuits comprises NOR gates 100, 101, the output of which is connected with the gate of the NMOS transistor 80, 81, respectively. The control circuit further comprises NAND gates 110, 111, the output of which is connected with the gate of the PMOS transistor 90, 91, respectively. One input of the NOR gate 100, 101 is connected with the input voltage U_1 , U_2 , respectively, and the other input of the NOR gate 100, 101 is connected with the select signal $SELECT_0$, $SELECT_1$. One input of the NAND gate 110, 111 is connected with the input voltage U_1 , U_2 , respectively., and the other input of the NAND gate 110, 111 is connected with the inverted select signal $SELECT_0$, $SELECT_1$. Therefore, the input signals of the control circuit are the input voltage U_1 , U_2 and the select and the inverted select signals which control the transmission gates. If a channel is not selected ($SELECT = 0$) and an under voltage condition occurs ($U_1 < 0$ V) the PMOS transistor 90 will be switched on. If a channel is not selected ($SELECT = 0$) and an

over voltage condition occurs ($U_1 > 5 \text{ V}$), the NMOS transistor 80 will be switched on.

Fig. 4 shows a second specific embodiment of the multiplexer circuit according to Fig. 2. A control circuit for controlling the bypass circuit comprises a sense circuit for sensing a voltage in the input channel. The sense circuit and the bypass circuit in combination form a bypass and sense circuit consisting of a sense path and a bypass path. In the bypass and sense circuit to V_{ss} the sense path comprises a PMOS transistor 130, 131 in series with an NMOS transistor 120, 121. The source of the PMOS transistor 130, 131 is connected to said first transmission gate FT_0 , FT_1 and the source of the NMOS transistor 120, 121 is connected to ground level V_{ss} . The drain of the PMOS transistor 130, 131 is connected with the drain of the NMOS transistor 120, 121. The bypass path is formed of NMOS transistor 160, 161 the drain of which is connected with the output of said first transmission gate FT_0 , FT_1 and the source of which is connected with V_{ss} . The gate of NMOS transistor 160, 161 is connected with the drains of the PMOS and NMOS transistors of the sense circuit. The driveability of NMOS transistor 120, 121 is very weak compared to the driveability of PMOS transistor 130, 131. For a channel that is switched off a voltage of $0.65V_{DD}$ is applied to gate of PMOS 130, 131. Both the sense path and the bypass path are switched off as long as the potential at node 70, 71 fulfils the condition $U_{70} < 0.65V_{DD} + \frac{1}{2}V_{THP}$. When due to an over voltage at the input the voltage at node 70, 71 exceeds $U_{70} < 0.65V_{DD} + \frac{1}{2}V_{THP}$ the sense path drives a small current to V_{ss} . Because of the big impedance of NMOS 120, 121 compared to the impedance of PMOS 130, 131 the gate voltage at the gate of bypass transistor NMOS 160, 161 increases very quickly so that this transistor changes very

quickly to the conducting state. In this way a low impedance path to V_{ss} is installed when the voltage $U70$ is close to V_{DD} . The bypass and sense circuit to V_{ss} can be associated with an ideal switch that switches on as soon as $U70$ approximates V_{DD} .

The pull-up bypass and sense circuit consists of NMOS 140, 141 and PMOS 150, 151 as sense path and PMOS 170, 171 as bypass path. In the bypass path, the drain of PMOS transistor 170, 171 is connected with the output 70, 71 of said first transmission gate FT_0 , FT_1 and the source is connected with power supply voltage level V_{cc} . In the sense path the source of the PMOS transistor 150, 151 is connected to power supply voltage level V_{cc} and the source of the NMOS transistor 140, 141 is connected to an output 70, 71 of said first transmission gate FT_0 , FT_1 and the drains of the PMOS transistor 150, 151 and the NMOS transistor 140, 141 are connected to each other. The gate of the PMOS transistor 170, 171 is connected with the drains of the PMOS and NMOS transistors of the sense path. The bypass and sense circuit works in an analogue way for undervoltage.

Measurements on real chips prove that a subthreshold current via closed FT_0 can occur also for valid input voltages $V_{ss} < U_1 < V_{DD}$ dependent on the voltage drop between drain and source of FT_0 . If this voltage drop is significant leakage is likely to occur due to the fact that the V_{DD} level in the chip (and at the gate of FT_0) is a little bit less than the v_{DD} level applied from externally and due to the big width of FT_0 , which is necessary to achieve a small impedance if the input is active ADC input channel. The proposed bypass and sense circuits keep the voltage drop on FT_0 as small as possible and thus limit the subthreshold current into the pad. The reason is that both bypass and sense

circuits are switched off for potentials U_{70} in the range
 $0.35V_{DD} - V_{THn} < U_{70} < 0.65V_{DD} + \frac{1}{2}V_{THp}$, i.e. currents via FT_0 can only
 flow if one of the conditions $U_{70} < 0.65V_{DD} + \frac{1}{2}V_{THp}$ or $U_{70} < 0.35V_{DD} - V_{THn}$ is fulfilled.

A small pad input leakage current is an important quality criteria for the IO circuit of an integrated circuit.

Of course, each of the embodiments according to Figs. 1 to 4 may comprise not only two but a plurality of input channels and each channel may have the pull-up and/or pull-down circuits and the second transmission gates as described above.

An ADC circuit according to the invention comprises a multiplexer circuit according to the embodiments of Figs. 1 to 4 where the output voltage U_{OUT} of the multiplexer is the input voltage for the ADC. The accuracy of such an ADC can be as good as without over/undervoltage, i.e. the over/undervoltage has no influence to the conversion result (e.g. in case of an 8-bit ADC the accuracy is ± 2 LSB with or without over/undervoltage).

Abstract Of The Disclosure

A multiplexer circuit (100) ~~comprises~~has at least two input channels (IN₀, IN₁) and an output channel (2), ~~each.~~ Each input channel (IN₀, IN₁) ~~comprising~~has a first transmission gate (FT₀, FT₁) ~~which~~and a second transmission gate (ST₀, ST₁). The transmission gate can be switched by a select signal (SELECT₀, SELECT₀; SELECT₁, SELECT₁) for connecting the input channel (IN₀, IN₁) to the output channel (2), ~~and~~ ~~wherein at.~~ At least one of the input channels (IN₀, IN₁) ~~comprises~~has a bypass circuit for preventing a current flowing through the first transmission gate (FT₀, FT₁) from reaching the other input channel, ~~and a second~~ ~~transmission gate (ST₀, ST₁).~~

~~(Fig. 2~~